Formal Methods Research at the University of Waterloo
![]() |
Siamak Nazari (continuing as a PhD) MASc, August, 2004 Supervisor: John Thistle |
|
![]() |
Rui Yang MASc, August, 2004 Supervisor: John Thistle |
|
![]() |
Yun Lu MMath, August, 2004 Thesis: Mapping Template Semantics to SMV Supervisor: Nancy Day |
|
| Jason Higgins MASc, April, 2004 Supervisor: Mark Aagaard |
||
![]() |
Hazem Shehata (continuing as a PhD student) MASc, April, 2004 Thesis: Formal Verification of Dual-RAT Register Renaming Supervisor: Mark Aagaard |
|
![]() |
Jen
Campbell MMath, September, 2003 Thesis: High-level Optimization of Pipeline Design Supervisor: Nancy Day |
|
![]() |
Silvia Jia MMath, May, 2003 Supervisor: Jo Atlee |
|
![]() |
Olga Gordon MASc, January, 2003 Thesis: Supervisory Control Models of Telephone Networks: Symmetry and Scalability Supervisor: John Thistle |
|
![]() |
Mihaela Gheorghiu is the first WatForm graduate
(and last Maveric
graduate). MMath, December, 2001 Thesis: Circuit Simulation using a Hazard Algebra Supervisor: John Brzozowski |
![]() |
Josiah Kung, E&CE; 4A URA, May-Aug, 2004 Project: HDLs and verification environments Supervisor: Mark Aagaard |
![]() |
Ca Bol Chan, E&CE, 4A URA, May-Aug, 2004 Project: HDLs and verification environments Supervisor: Mark Aagaard |
| Anthony Jones, CS, 2B Co-op, May-Aug, 2004 Project: HDLs and verification environments Supervisor: Mark Aagaard and Nancy Day |
|
![]() |
David Fung, SE, 2A Co-op Jan-Apr, 2004; URA May-Aug 2004 Project: Metro Supervisor: Jo Atlee and Nancy Day |
![]() |
Eunsuk Kang, SE, 1B Co-op May-Aug, 2003; URA Sep-Dec 2003 Project: Metro Supervisor: Jo Atlee and Nancy Day |
![]() |
Tim Boescke, E&CE, 4A URA, Jan-Apr, 2002 Project: Formal Verification of a Microprocessor Retirement Module Supervisor: Mark Aagaard |
![]() |
Stephen Chueng, E&CE, 4B URA, Jan-Apr, 2002 Project: VHDL Design of a Microprocessor Instruction Decoder Supervisor: Mark Aagaard |
![]() |
Bjoern Griese, E&CE, 4A URA, Jan-Apr, 2002 Project: Formal Verification of a Microprocessor Retirement Module Supervisor: Mark Aagaard |
![]() |
Meng Lou, CS, 4B URA, May-Aug, 2001; Jan-Apr, 2002 Project: Microprocessor Correctness Statements Supervisor: Nancy Day |
| Serena Ho, CS, 2B URA, Sep-Dec, 2001 Project: Connecting SAT solvers with HOL Supervisor: Nancy Day |
|
| Omar Nafees, CS, 4A URA, May-Aug, 2001 Project: Medical Device Software Supervisor: Nancy Day |
|
| Christopher Jen, E&CE, 2A URA, Jan-Apr, 2001 Project: VHDL Design of an Instruction Set Architecture Supervisor: Mark Aagaard |